

MAR 11 2003




FIG. 1




FIG. 1




FIG. 2




FIG. 2




FIG. 5 vi)







FIG. 5




a)




d)




b)



e)




c)




f)


FIG. 12




a)




d)




b)



e)



c)



f)

FIG. 12




FIG. 13





FIG. 13





FIG. 15






FIG. 15




FIG. 16A







FIG. 16A



FIG. 16B







FIG. 16B





卷之三

- i) Optical wafers
(e.g. Laser & Detector Wafers)

ii) Process wafers
into discrete devices

iii) Etch vias or holes &
Pattern with insulator





















iv) Fill with conductor
to backside


v) Pattern wafer backside
to match pad locations
on electronic wafer

vi) Attach optics to
electronic wafer
pad locations

vii) AR Coat Detectors
(optional)

FIG. 17

- i) Optical wafers
(e.g. Laser & Detector Wafers)
- 
- ii) Process wafers
into discrete devices
- 
- 
- 
- 
- iii) Etch vias or holes &
Pattern with insulator
- 
- 
- 
- iv) Fill with conductor
to backside
- 
- 
- 
- Or
- 
- 
- 
- v) Pattern wafer backside
to match pad locations
on electronic wafer
- 
- 
- 
- Or
- 
- 
- 
- Or
- 
- 
- 
- vi) Attach optics to
electronic wafer
pad locations
- 
- 
- 
- vii) AR Coat Detectors
(optional)
- 
- 
- 






FIG. 18




FIG. 18




i) Optical wafers
(e.g Laser & Detector wafers)



ii) Process into individual devices
& AR coat detectors




iii) Cover devices with insulator and
pattern vias through to device
contact pads



iv) Pattern optical device wafer
to create traces to locations
that will match mating
contacts on adapter



v) Attach optical device chip
to adapter via aligning
pads created by patterning
(NOTE: Holes in adapter can be
created pre-post or concurrently
with wafer patterning



vi) Integrate adapter chip with
electronic chip via standoffs,
wires, etc.









FIG. 19



FIG. 19

- i) Optical wafers
(e.g. Laser & Detector wafers)

- ii) Process into individual devices
& AR coat detectors

- iii) Cover devices with insulator and
pattern vias through to device
contact pads

- iv) Pattern optical device wafer
to create traces to locations
that will match mating
contacts on adapter

- v) Attach optical device chip
to adapter via aligning
pads created by patterning
(NOTE: Holes in adapter can be
created pre-post or concurrently
with wafer patterning)

- vi) Integrate adapter chip with
electronic chip via standoffs,
wires, etc.






FIG. 20A






FIG. 20A



40 Gb/s = 20 GHz = 50ps
Wavelength in free space = $3 \times 10^{10} \text{ cm/s} * 50^{12} \text{ s} = 1.5 \text{ cm}$
1/8 wavelength in $n=3 = 640 \text{ microns}$



(i)




(ii)


FIG. 20B



40 Gb/s = 20 GHz = 50ps
Wavelength in free space = $3 \times 10^{10} \text{ cm/s} \times 50^{12} \text{ s} = 1.5 \text{ cm}$
1/8 wavelength in $n=3 = 640 \text{ microns}$



i)



ii)

FIG. 20B




FIG. 22

TOE
MAR 11 2003
JCT106
TRADEMARK GEIGE








FIG. 22




v)




v) Δ_{λ_1} integration



v) Δ_{λ_2} integration




v) λ_1 integration




v) λ_2 integration


FIG. 23



ii) Δ_{λ_1} integration



iii) λ_2 integration



iv) Δ_{λ_2} integration

v)




FIG. 23